Abstract: FulIy differential switched-eapacitor (SC) analogue blocks are shown to be suitable for implementing SC ladder filters via the bilinear transform of the corresponding analogue RLC passive prototypes. These filters become fulIy insensitive to parasitic capacitance elfects, while the interesting features of the dilferential implementation, i.e. power supply and common mode rejection ratios and dynarnic range improvements, are retained. The technique presented is useful for the exact design of wide-band SC filters, i.e. for filters with a small ratio between the dock frequency and the cut-olf frequency. As an example, the bilinear design of an 8th-order Cauer bandpass filter is given, with numerically computed results.
(1) (2) 1 Introduction
The most widely used technique for designing high-order switched-capacitor (SC) filters has been the one which refers to the flow-graph description of an analogue RLC passive prototype, generally .considered as a doubly terminated LC lossless ladder chain [1] . This method follows the technique ùsed in the past for the design of active ladder filters (active leapfrog structures) [2] . The active ladder configuration is current1y regarded as the optimum choice for high-selectivity se filter design, as the very low sensitivity of the passband response with respect to the component variations [3] is retained in se implementations as well as in the originaI passive prototype and in its continuous-time active realisations [4] .
Presently, se implementations are derived from the flow-graph description by using the concept of the 'lossless discrete integrator' (LOI) [5] , or, in other words, by using the LOI transformation, which relates the complex frequency variable S of the analogue prototype to the complex variable z of the sampled-data system, according to the following relationship:
where T represents the sampling periodo
The LOI transformation works quite well so long as the sampling frequency f. == l/T ismuch higher than the cut-off frequency fh' A ratio fJfh in the range of 30 to 50 has generally been considered in classical implementations for the voice frequency range (PCM filters) [6] . Such a large ratio fJfh is required as the LOI transformation cannot be physically implemented in the terminating sections of the ladder chain, where damped integrators are needed to simulate the load and source resistors of the analogue prototype [4] . This aspect is generally referred as the 'termination error', because of the extra phase shift in the damping loop of the actual damped SC integratbrs with respect to the required one [7] .
To overcome this shortcoming, predistortion methods have been used [8] followed to obtain the exact implementations [9] [10] [11] [12] . In generaI, these techniques are quite cumbersome to use, and the simplest satisfactory technique is the one that uses both LOI and 'bilinear' transforms [13] . More recent1y, exact design methods of LOI structures have been given, referring to standard tables for wave digitaI filters [14] .
In contrast to the LOI transformation, the bilinear s to z transformation,
can avoid any termination error when used for se ladder filters, as its application can also be ex.tended for damped integrators. Frequency warping effects will be introduced, but their presence can easily be taken into account by means ofprewarping techniques [4] .
Unfortunately, first-order se blocks bilinearly referred to their continuous-time active counterpart are parasitic sensitive [15] or, when not, they require equally valued capacitors or multiphase clocking schemes [16, 17] .
A 'bilinear se resistor' could represent an optimum solution which combines the advantageous properties of both the leapfrog circuit and the s to z bilinear mapping. Moreover, this is achieved by means of an immediate and easy design of all the time constants of the flow-graph integrators [18] .
In the present work, we show how the fully differential structure can be used to obtain positive and/or negative SC resistors, so as to have available positive and/or negative parastitic insensitive bilinear integrators (both damped and not damped), to be used as basic building blocks for an se leapfrog design.
The differential approach presented here is simpler than the alternative bilinear design technique of se ladder filters given in Reference 19.
In Section 2, the basic bilinear se circuits are presented, in Section 3 the design procedure is given, ànd in Section 4 the design of an 8th-order Cauer bandpass filter is shown as an example.
Bilinear differential integrators
The basic building blocks useful for implementing SC ladder filters via flow-graph techniques are the first-order integrators, positive and negative, with or without a 'resistive' damping. If the design implies transmission zeros, the summing operation is also required, together with the integration of other input signals. 
Vin(z) -Vin(z)
If the positive and negative paths are well matched, i.e. iX = iX', we obtain
with a = CdC 2 , a' = C'dC~and V x being the voltage of the virtual ground nodes. Taking the z-transform of eqns. 5a and 5b, under the assumption that the inpilt signal has no common mode term, we obtain fully differential forrn by using a differential operational amplifier of the type reported, for example, in Reference 21; a common mode feedback internaI to the operational amplifier ensures that at any instant V a + = -V; .
The bilinear SC integrator of Fig. lC [20] . Assuming that the input voltages do not change for an overall sampling period T, we can write (3) ci If a positive integrator is required, an inverter has to be added. This is no longer necessary if a fully differential implementation is used, as shown in Fig. lB , where the 
A positive transfer function is obtained by reversing the input connection as in the differential continuous-time case.
Eqn. 6b can be recognised as being the transfer function of a sampled-data bilinear integrator, which in turn can be regarded as having been derived from eqn. 30r eqn. 4b, by substituting s with the bilinear transibrm given in eqn. 2, using Again, positive or negative integrators can be obtained in the differential form, as shown in Fig. 2B , by simply controlling the proper connection of the input signal pair.
Following the same approach as far the lossless bilinear
and maintaining the integrating capacitor C 2 at the same value as in the continuous time case. Such a bilinear SC integrator has been independently considered by other authors [21] .
In Fig. 2A , an active continuous-time damped integrator is shown.Its transfer function is given by
with L=R I C 2 becomes operational amplifier can be, for example, of the type considered in Reference 25. Rere 
Vin(S) -Vin(S)
, 1
which is identical to eqn. 3.
To obtain a positive integrator, the connection of the input signal pair is reversed, whereas the output is takfm out with the same polarity as above. This is a natural consequence of the differential topology, where voltages of both polarity are available at each stage. Depending on the connection between different stages, positive or negative transfer functions can be obtained.
In Fig. 1C , the bilinear SC integrator is shown in the (11) In se implementations, the substitution of R l and eventualIy also of R 3 with the equivalent bilinear sestructures, does not cause arìy mbdification in the transfer function from v" to the output, as in any case 
Similarly, damped integrators can be implemented.
As is welI known, the bilinear s to z transformation given by eqn. 2 implies a warping effect between the continuoustime angular frequency n and the discrete-time angular frequency w, given by 2 wT n = -tan--
and no distortion error is associated with this transformation. This means that an equiripple analogue design retains its equipripple response, while the whole axis jn from -00 to + 00 is mapped into the unit circle in the z-plane, according to the relationship z = ei roT •
It is worthwhile noting that a zero is naturally introduced at the Nyquist frequency 1/2T for z = -l; this is an advantage of high-selectivity filter design over LDIbased design, where only the interval If I < l/nT is mapped onto the unit circle.
The warping effect can be disregarded in the range of wT~l, as in this case n~w, and a continuous-time filter in the s-domain can be designed with exactly the same final specifications as required by the assigned mask. Otherwise, if wT is not much smaller than unity, the warping effect has to be taken into account and the desired final mask has to be prewarped according to eqn. 13. 1f W i are the characteristic frequencies of the filter to be
maintaining the integrating capacitor C 2 at the same value as in the continuous-time case.
The summing operation within an integrator can be performed by means of capacitors, as illustrated in Fig. 3 .
which can be regarded as derived from eqn. 8 using the bilinear s to z transform and by applying Fig.3 Positive or negative summing stage designed, the analogue prototype must be chosen so as to meet a mask, where the characteristic frequencies Oi are obtained as .
passband mask, but tilted up by the factor x/sin x with x = tan-1 (0/1 MHz). Such a modified passband mask is shown in Fig. 7 , where a}so the discretisation in narrow When the final reference RLC prototype has been obtained, the standard flow-graph rules are followed [1] to derive the ladder chain of integrators. Each integrator is then implemented with the differential blocks considered in Section 2, with the integrating time constants Ti set as
where CI is the integrating capacitor and CI; is the capacitor value of the se structure. As a second step, we must choose the analogue RLC prototype. Using the classical lowpass to bandpass transformation, the normalised 10wpass LC ladder prototype e-04-01-20 has been chosen. Such a filter has a passband ripple much lower than the required one; this is to prevent eventual imperfections in the optimisation step. The circuit with denormalised values is givenin Fig. 5 .
By transforming the 10wpass network into the bandpass one, we obtain the doubly terminated LC topology shown in Fig. 6 . This filter will show a flat passband between F;
and F~. Then, as a third step, the values of the components must be modified so that the filter can satisfy the same in Fig. lO corresponds to this modified 
the sake of simplicity. Inverting se blocks are used for positive branches and vice versa for negative ones to take into account the sign inversion of the active integrators.
Each tirne constant is then set according to eqn. 15 or, setting alI the switched capacitors of unit value, the integrating capacitors are set according to eqn. 15. The capacitor values have been scaled for dynamic range considerations, following the classical method [19] ; the passband gain of the filter is consequently set at zero dB.
The capacitor values are summarised in Table 1 : the first column reports the starting values, the second column reports the values after the dynamic range optimisation, and the third column reports the values normalised to unity capacitance [19] . The total capacitance is 208.5 with a capacitor ratio spread of 1: 13.3. The transmission zeros are realised by the capacitors CA and CB shown in the schematic of Fig. 11 ; their values are set by the amplification constants k 2 and k 3 given from the flow-graph of Fig. lO, according to eqn. 11 .
The frequency response of the filter has been calculated using the SWITCAP [26] package and it is shown in Fig.  12a , and the details of the passband are shown in Fig. 12b . Rere, the actual sampled-data transfer function of the circuit evaluated into the unit circle in z-domain is represented by curve A. When the holding effect is also taken into account (curve B), the frequency response of the designed filter in the passband is sufficient1y flat, and satisfies the required design mask. For practical implementation, the circuit of Fig. 11 can be optimised in terms of the switch count. Combining the actions of the switches incident at the same operational amplifier, there are eight switches per operational amplifier; moreover, two additional toggles are required in the input structure. 
